# 1.#

## PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2000-243967

(43)Date of publication of application: 08.09.2000

(51)Int.CI.

TIO1L 29/786

HO1L 21/336

H01L 27/12

(21)Application number: 11-042769

(71)Applicant: SONY CORP

(22)Date of filing:

22.02.1999


(72)Inventor: MATSUMOTO KOICHI

# (54) MANUFACTURE OF SEMICONDUCTOR DEVICE


### (57)Abstract:

PROBLEM TO BE SOLVED: To provide a manufacture of a semiconductor device capable of forming a semiconductor device and a substrate contact on an SOI substrate by a simplified process.

SOLUTION: This manufacture of a semiconductor device for forming a transistor on a substrate composed of a first semiconductor layer 1, an insulator layer 2 and a second semiconductor layer 3 has a step of forming an element isolation region 4 in the second semiconductor layer 3, a step of forming an opening reaching the first semiconductor layer 1 in the element isolation region 4, a step of forming a gate electrode 7 on the second semiconductor layer 3, a step of introducing impurities in the second semiconductor layer 3 and the opening to







form a source/drain region 8 in the second semiconductor layer 3 and a high-concentration impurity diffused region 11 in the first semiconductor layer 2 (5), a step of forming an interlayer insulating film 9, and a step of forming a contact hole 10 in the interlayer insulating film 9.

#### **LEGAL STATUS**

[Date of request for examination]

http://www19.ipdl.jpo.go.jp/PA1/result/detail/main/wAAA5baaV4DA412243967P1.htm

8/11/2003

WO 99/33115 PCT/US98/26846

comprises an N-channel MOSFET 52 and a P-channel MOSFET 54 formed above a buried silicon oxide layer 56. The buried oxide layer (BOX) 56 is formed on a silicon substrate 80. Surrounding the MOSFETs 52 and 54 is a field oxide region 58 (FOX).

The N-channel MOSFET 52 includes a polycrystalline silicon gate 60, a N<sup>+</sup> source region 62 and a N<sup>+</sup> drain region 64. Between the source region 62 and the drain region 64, and below the gate 60, a P region 66 is provided. In Fig. 3, the source region 62 and the drain region 64 are shown to be shallower than the buried oxide layer, but in practice, the source region 62 and the drain region 64 may extend down to the buried oxide layer, as shown in Figure 4. Located below the buried oxide layer 56 and below the P region 66 is a region 67 which is of the same conductivity type i.e. P as the channel region 66. In the illustrated MOSFET 52, the region 67 is part of a Pwell 68 which is formed above and below i.e. divided by the buried oxide layer 56. Similarly, the P-channel MOSFET 54 includes a polycrystalline silicon gate 70, a P<sup>+</sup> source region 72 and a P<sup>+</sup> drain region 74. Between the source region 72 and the drain region 74, and below the gate 70, an N region 76 is provided. The source region 72 and the drain region 74 are shown to be shallower than the buried oxide layer 56, but in practice, the source region 72 and the drain region 74 may extend down to the buried oxide layer 56 as shown in Figure 4. Located below the buried oxide layer 56 and below the N<sup>-</sup> region 76 is a region 77 which is of the same conductivity type i.e. N as the channel region 76. In the illustrated MOSFET 54, the region 77 is part of an Nwell 78 which is formed above and below i.e. divided by the buried oxide layer 56. It should be obvious to one skilled in the art, that other planar MOSFET designs can be applied into this well formation method e.g. gates may be metal, polycide or salicide.

By using the standard bulk CMOS P-well and N-well masks, the wells 68 and 78 are implanted both above the buried oxide layer 56 and below the buried oxide layer 56 in the bulk region. In the embodiment illustrated in Figure 3, the bulk region is an N, or P, substrate 80. One or more energy levels may be used for the ion implant of the wells 68, 78 after the buried oxide layer 56 is formed. In this regard, implant energies of 500 keV to several megavolts may be used. Alternatively, the wells 68, 78 may be formed using normal 100 keV or less implant energies followed by heavy oxygen implant for the formation of the buried oxide layer 56 using the SIMOX technique. The well drive then takes place during the oxygen implant anneal at approximately 1300

5

10

15

20

25

30